How Soft Cores Fit In
Soft cores delivered in RTL are the first stage of circuit development. This chart illustrates an ASIC chip. With FPGAs, the microprocessor core and other IP blocks are already in place. Consequently, instead of a gate-level netlist, a lookup table/configurable logic block (LUT/CLB) netlist is created, and the final output for FPGAs is a configuration file rather than GDSII files.
Computer Desktop Encyclopedia THIS DEFINITION IS FOR PERSONAL USE ONLY. All other reproduction is strictly prohibited without permission from the publisher.Copyright © 1981-2010 by Computer Language Company Inc. All rights reserved.
Learn more about soft-core